PATENT 10/643,758

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Kitrick Sheets et al.

Sheng Jen Tsai

10/643,758

Group Art Unit:

2186

Filed:

August 18, 2003

Docket:

Examiner:

1376.729US1

Title:

REMOTE TRANSLATION MECHANISM FOR A MULTINODE SYSTEM

INFORMATION DISCLOSURE STATEMENT

MS Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Please charge the fee of \$180.00 and any additional fees or credit any overpayment to Deposit Account No. 19-0743.

Pursuant to 37 C.F.R. 1.98(a)(2), Applicant believes that copies of cited U.S. Patents and Published Applications are no longer required to be provided to the Office. Notification of this change was provided in the United States Patent and Trademark Office OG Notices dated October 12, 2004. Thus, Applicant has not included copies of any US Patents or Published Applications cited with this submission. Should the Office require copies to be provided, Applicant respectfully requests that notice of such requirement be directed to Applicant's belowsigned representative. Applicant acknowledges the requirement to submit copies of foreign patent documents and non-patent literature in accordance with 37 C.F.R. 1.98(a)(2).

Serial No :10/643,758

Filing Date: August 18, 2003

Title: REMOTE TRANSLATION MECHANISM FOR A MULTINODE SYSTEM

Dkt: 1376.729US1

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

KITRICK SHEETS ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 373-6909

Date $\sqrt{-3} \circ -06$

Thomas F. Brennan

Reg. No: 35,075

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: MS Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 4 day of January, 2006.

CANDIS BUENDING

Name

Signature

10/643,758 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Kitrick Sheets et al.

Examiner: Sheng J. Tsai

Serial No.:

10/643,758

Group Art Unit: 2186

Filed:

August 18, 2003

Docket: 1376.729US1

Title:

REMOTE TRANSLATION MECHANISM FOR A MULTINODE SYSTEM

COMMUNICATION CONCERNING RELATED APPLICATION(S)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Applicants would like to bring to the Examiner's attention the following related application(s) in the above-identified patent application:

Serial/Patent No.	Filing Date/Issue Date	Attorney Docket	<u>Title</u>
10/643742	August 18, 2003	1376.697US1	DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM
10/643586	August 18, 2003	1376.699US1	DECOUPLED VECTOR ARCHITECTURE
10/643585	August 18, 2003	1376.700US1	LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER
10/235898 6922766	September 4, 2002	1376.710US1	REMOTE TRANSLATION MECHANISM FOR A MULTI-NODE SYSTEM
10/643754	August 18, 2003	1376.724US1	RELAXED MEMORY CONSISTENCY MODEL
10/643574	August 18, 2003	1376.730US1	INDIRECTLY ADDRESSED VECTOR LOAD-OPERATE-STORE METHOD AND APPARATUS
10/643727	August 18, 2003	1376.731US1	METHOD AND APPARATUS FOR INDIRECTLY ADDRESSED VECTOR LOAD-ADD-STORE ACROSS MULTI-PROCESSORS
10/643741	August 18, 2003	1376.733US1	MULTISTREAM PROCESSING MEMORY-AND BARRIER- SYNCHRONIZATION METHOD AND APPARATUS

Page 2

Dkt: 1376.729US1

Continuations and divisionals may be later filed on the cases listed above, or cited to the Examiner in any previous Communication Concerning Related Applications. Applicants request that the Examiner review all continuations and divisionals of the above-listed or previously-cited patent applications before allowing the claims of the present patent application.

Respectfully submitted,

KITRICK SHEETS ET AL.

By Applicants' Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 373-6909

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 30 day of January, 2006.

CANDIS BUENDING

Name

Signature

PTO/S9/08A(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE 10/643,758 **Application Number** STATEMENT BY APPLICAND August 18, 2003 **Filing Date** Sheets, Kitrick **First Named Inventor Group Art Unit** 2186 **Examiner Name** Tsai, Sheng Attorney Docket No: 1376.729US1

	US PATENT DOCUMENTS			
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate
	US-2002/0169938A1	11/14/2002	Scott, S. L., et al.	12/14/2001
	US-2002/017219/9A1	11/21/2002	Scott, S. L., et al.	12/14/2001
- 1.07	US-2004/0044872A1	03/04/2004	Scott, S. L.	09/04/2002
	US-2004/0162949A1	08/19/2004	Scott, S. L., et al.	02/18/2003
	US-2005/0044128A1	02/24/2005	Scott, S. L., et al.	08/18/2003
	US-4,888,679	12/19/1989	Fossum, Tryggve, et al.	01/11/1988
	US-5,430,850	07/04/1995	Papadopoulos, G. M., et al.	07/22/1991
	US-5,446,915	08/29/1995	Pierce, P. R.	05/25/1993
**	US-5,560,029	09/24/1996	Papadopoulos, G. M., et al.	05/31/1994
	US-5,649,141	07/15/1997	Yamazaki, T.	06/30/1995
	US-5,860,146	01/12/1999	Vishin, S., et al.	06/25/1996
	US-5,897,664	04/27/1999	Nesheim, W. A., et al.	07/01/1996
.=	US-6,003,123	12/14/1999	Carter, N. P., et al.	02/10/1998
	US-6,101,590	08/08/2000	Hansen, C.	10/10/1995
	US-6,308,250	10/23/2001	Klausler, P. M.	06/23/1998
	US-6,490,671	12/03/2002	Frank, R. L., et al.	05/28/1999
	US-6,684,305	01/27/2004	Deneau, T. M.	04/24/2001
	US-6,782,468	08/24/2004	Nakazato, S.	12/13/1999
	US-6,922,766	07/26/2005	Scott, S. L.	09/04/2002
	US-R,E28,577	10/21/1975	Schmidt, William G.	11/21/1973

EXAMINER

Sheet 1 of 3

DATE CONSIDERED

Substitute for form 1449A/PTO Complete if Known INFORMATION DISCLOSURE 10/643,758 **Application Number** STATEMENT BY APPLICANT August 18, 2003 (Use as many sheets as necessary) Filing Date **First Named Inventor** Sheets, Kitrick 2186 **Group Art Unit** Tsai, Sheng **Examiner Name** Attorney Docket No: 1376.729US1 Sheet 2 of 3

	FOREIGN PATENT DOCUMENTS			
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	T²

	OTHER DOCUMENTS NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²		
		ABTS, D, "So Many States, So Little Time: Verifying Memory Coherence in the Cray X1", Parallel and Distributed Processing Symposium, (April 22, 2003),11-20			
		CHEN, Y., et al., "UTLB: A Mechanism for Address Translation on Network Interfaces", Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), (1998),193-204			
		FAANES, G. J., et al., "DECOUPLED VECTOR ARCHITECTURE", <u>US Patent Application Ser. No. 10/643,586</u> , filed August 18, 2003 (1376.699US1), 47 Pages			
		GHARACHORLOO, KOUROSH, "Two Techniques to Enhance the Performance of Memory Consistency Models", <u>Proceedings of the International Conference on Parallel Processing</u> , (1991),1-10			
		HENNESSY, J. L., Computer Architecture A Quantitative Approach, Second Edition, Morgan Kaufman Publishers, Inc., (1996),39-41			
		KONTOTHANASSIS, L., et al., "VM-based shared memory on low-latency, remote-memory-access networks", Proceedings of the ACM ISCA '97, (1997),157-169			
		SCOTT, S. L., "DECOUPLED STORE ADDRESS AND DATA IN A MULTIPROCESSOR SYSTEM", <u>US Patent Application Ser. 10/643,742, filed August 18, 2003 (1376.697US1),</u> 27 Pages			
		SCOTT, S. L., "LATENCY TOLERANT DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER", <u>US Patent Application Ser. No. 10/643,585, filed August 18, 2003 (1376.700US1), 17 Pages</u>			
		SCOTT, S. L., et al., "MULTISTREAM PROCESSING MEMORY-AND BARRIER-SYNCHRONIZATION METHOD AND APPARATUS", <u>US Patent Application Ser. No. 10/643,741, filed August 18, 2003 (1376.733US1), 143 pages</u>			

EXAMINER DATE CONSIDERED

PTO/SB/08A(10-01)
Approved for use through 10/31/2002. OMB 651-0031
US Parent & Trademark Office. U.S. DEPARTMENT OF COMMERCE.
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO	Complete if Known		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/643,758	
(Use as many sheets as necessary)	Filing Date	August 18, 2003	
	First Named Inventor	Sheets, Kitrick	
	Group Art Unit	2186	
	Examiner Name	Tsai, Sheng	
Sheet 3 of 3	Attorney Docket No: 1	376.729US1	

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		SCOTT, S. L., et al., "RELAXED MEMORY CONSISTENCY MODEL", <u>US Patent Application Ser. No. 10/643,754</u> , filed August 18, 2003 (1376.724US1), 144 Pages	
		SCOTT, S., "Synchronization and Communication in the T3E Multiprocessor", ASPLOS, Volume II, (1996),pp. 26-36	
		SHEETS, K., et al., "REMOTE-TRANSLATION MECHANISM FOR A MULTINODE SYSTEM", <u>US Patent Application Ser. No. 10/643758, filed August 18, 2003 (1376.729US1)</u> , 42 Pages	
		WOOD, D. A., et al., "An in-cache address translation mechanism", <u>Proceedings</u> of the 13th annual international symposium on Computer architecture, (1986),358-365	